Absrrmr-We propose an estimation method of crosstalk noise for generic RC trees. The proposed method derives an analytic waveform of crosstalk noise in a 2-7r equivalent circuit. The peak voltage is calculated from the closed-form expression, and the crosstalk induced delay is estimated using the derived noise waveform. We also develop a transformation method from generic RC trees with branches into the 2-7r model circuit.
I. INTRODUCTION
Crosstalk noise has become a critical problem in DSM LSI design. Recently, several crosstalk noise models are proposed. By solving telegraph equations, the analytical formula for peak noise is obtained [ 1.21. But these methods handle only fullycoupled interconnect structure, and can not be applied to general RC trees. In Refs. [3, 4] , the aggressive wire and the victim wire are transformed into the L-type RC circuit, and the closedform expressions of peak noise are obtained. However, the resistance of the interconnect is not well considered in this model. In DSM technology, the wire resistance is not negligible, and the coupling location becomes one of the important factor for crosstalk noise estimation. Reference [ 5 ] assumes that the input signal is a step function, which results in overestimation of noise voltage. Recently some estimation methods that can handle distributed RC network and saturated-ramp input signal are proposed [6? 71. In Ref. [ 6 ] , moment matching technique is utilized for deriving transfer functions. Moment matching technique requires high computational cost, and hence this method can not be used inside the optimization that needs to calculate crosstalk noise innumerably. Reference [8] reports that Ref. [7] overestimates crosstalk noise when the transition time of the aggressor is much larger than the victim net delay. This paper proposes an estimation method of crosstalk noise for general RC trees. We develop a 2-7r noise model with improved aggressor modeling. The 7-7r noise model is first proposed in Ref. [8] . This model can consider the location of coupling, the effect of distributed RC networks and the slew of input signal. which are not well characterized in previous models in Ref. [8] , the voltage waveform of the aggressor wire at the coupling point is approximate as a saturated ramp waveform. But in reality, the waveform is close to the exponential function, which yields estimation errors of crosstalk noise. Also the derivation of the slew of the ramp signal is not discussed. Another issue arises in the transformation of general RC trees to the 2-7r noise model. Ref. 181 neglects the resistive shielding effect of the branches, which causes the underestimation of crosstalk noise. In addition, not all types of RC trees are discussed in Ref.
[SI. In the proposed method, the exponential waveform is adopted as the signal of the aggressors for accuracy improvement of crosstalk noise estimation. The Elmorelike derivation method of the aggressive waveform is devised. We develop a transformation method that can apply all types of RC trees to the 2-7r noise model considering the resistive shielding effect. Due to these advancements. the proposed method can estimate the crosstalk noise analytically for any RC trees.
This paper is organized as follows. Section 2 explains the modeling of crosstalk noise. Section 3 shows the transformation method of generic RC trees. Section 4 demonstrates some experimental results. Finally, Section 5 concludes the discussion.
CROSSTALK NOISE MODELING OF T W O PARTIALLY-COUPLED INTERCONNECTS
This section explains the crosstalk noise modeling. The interconnect structure that two interconnects are partially coupled in Fig. 1 is considered. The partially-coupled interconnects in is the effective driver resistance of the victim net. The node n,? corresponds to the middle point of the couplin, U interconnects. . R,,z is the resistance between the source and nu2. and R,3 is the resistance between nV2 and the sink. C, is the coupling capacitance between the victim and the aggressor. The capacitances Cui, C, ? and Cv3 are represented as C1/2, (Cl + C2)/2, and C2/2 i-Cl respectively, where C1 is the wire capacitance from the source to 7 7 4 , C2 is the wire capacitance from n,2 to the sink, and Ci is the capacitance of the receiver. The parameters of the aggressive wire. Ral. Ra2, Ra3. C,1, C,2. Cas, are determined similarly.
The proposed estimation method separates the victim net and the aggressive net into two equivalent circuits, as one of the approximate solutions for deriving a simple closed-form expression of noise waveform; the victim is represented as the circuit of Fig. 4 . and the aggressor is Fig. 3 . At the victim wire (Fig. 4) , the aggressive wire is replaced as a voltage source. The model circuit of the victim interconnect in Fig. 4 becomes the same with the 2-7r noise model proposed in Ref. [8] , The proposed method approximates the signal of the aggressors as not a saturated-ramp but an exponential function for improving accuracy. We derive the analytic waveform expressions for the aggressors and the victim. 
Eq. (4) then becomes as follows.
B. Analytic Waveform on Victim Interconnect
The analytic voltage waveform at the end of the victim net, that is to say, the waveform of crosstalk noise is derived in the 2-7r victim wire model. In the circuit of Fig. 4 , V,,,,, in s domain is represented as follows. as follows.
Eq. (9) can be converted as follows. Here, deriving the time constant r,, that is to say, the time constant at node n,2 in Fig. 3 , is explained. In Elmore delay model, the delay time between node n,1 and node n,2, D1+2, is represented as follows [9] . wherethe poles s l , s2, and s3 are the roots of us3 + bs2 + ds + 1 = 0. When the relationship of s1 << s2 << s3 is satisfied, the most dominant pole s3 is represented as l/d. In this case, Eq, (13) can be approximated as follows. 
V n o i s e ( S )
= that a signal changes from 0% to 63%. Therefore, D1+2 corre- 
D. Crosstalk Induced Delay
We explain the estimation method of the delay variation caused by crosstalk noise. We assume that the transition waveform affected by crosstalk noise va f f ected is represented as the superposition of the noise waveform VnoZse(Eq. 16) and the transition waveform without crosstalk noise V,,,,. In order to consider the non-linearity of CMOS gates, we choose the proper where to is the timing difference between the transition of victim wire and that of aggressive wire. The sign of 4~ varies according to the transition direction. As for the transition waveform Vtran, various.estimation methods have been proposed so far [ l l , 121, and our method can utilize those methods. Using Eq. (20), we can calculate the crosstalk induced delay.
APPLICATION TO GENERIC RC TREES
In practical circuits, many of RC trees have multiple sinks and multiple aggressors. Multiple sinks means that the tree contains branches. This section discusses transformation methods from general RC trees into the 2-7r model circuits.
A. Multiple Sinks
First, the transformation method from RC trees that contains branches into the 2-7r model circuit is discussed. The noise at the i-th sink Si caused by the j-th aggressor is considered. In this case, the trees are separated into two cases; Fig. 6 and Fig. 7 . In Case 1 of Fig. 6 , the path between the source SO and the sink Si contains the node connected with the aggressor, n,,.
Conversely, in Case 2 of Fig. 7 , the node n,, is not on the path between the source S O and the sink Si. The node n,, is included within the k-th branch Bk. We first explain the method to apply RC trees of Case 1 to the 2-7r victim model. Next, we discuss the translation method from the trees of Case 2 to those of Case 1.
First, the method to build the 2-7r victim models (Fig. 4) from the trees of Case 1 is explained. We replace each branch with an effective capacitance. Reference [8] proposes a method that each branch is replaced with a capacitance whose amount is the total capacitance of the branch. This replacement, however, ignores the resistive shielding effect, which results in the underestimation of crosstalk noise. In our approach, we first calculate the admittance of each branch at the junction [13] . We then compute the effective capacitance CBeff-k of the k-th branch by the method of Ref. [lo] . CBeff-k is calculated such that the amount of the charge poured into the branch and the amount of the accumulated change in CBef f -k become equal at a time T .
The important parameter here is T , and our method utilizes the Elmore. delay from n,, to Sj as T . The effective capacitances
CBeff-k are added into cui, cu2, and cu3 in Fig. 4 Next. the transformation method from Case 2 to Case 1 is explained. Reference [8] does not consider the trees of Case --__--- the method explained above is applied to RC trees. We first move the coupling capacitance from the node n,, to the node nk (Fig. 7) . Thecapacitance between n,, and nk is added to Cu2. We calculate thec.effective capacitance of the downstream network from ncc, C~~f f -k , in the similar way with Case 1. The effective capacitance CBeff-k is added to cu2. The distance between ncc and nk is considered in the amount of Cuz. The appropriateness of this transformation is experimentally verified in Sec. IV-B. 1. 
B. !Multiple Aggressors
We next discuss interconnects coupled with several interconnects. that is RC trees with multiple aggressors. In linear systems. a noise waveform on victim net is derived superposing of every noise waveform caused by each aggressor. The proposed method assumes crosstalk noise can be estimated by the superposition although CMOS circuits are non-liner systems. Sec. IV-B .2 experimentally demonstrates that this assumption of the superposition is reasonable. The accuracy of the crosstalk noise model is discussed. We here estimate crosstalk noise of two partially-coupled interconnects shown in Fig. 1 . First, we evaluate the peak voltage of the crosstalk noise. Next, some error sources of crosstalk noise estimation are discussed. We then estimate the delay variation caused by crosstalk noise.
Crosstalk noise is evaluated under the following conditions. We assume local and intermediate interconnects in a 0.13pm Table I lists the parameters of two fully-coupled interconnects.
TABLE I ELECTRICAL P A R A M E T E R OF I N T E R C O N N E C T S
The pull-up and pull-down resistances of a standard inverter are 3.4kR and l.lkR. The resistance of the drivers varies from 7 0 , corresponding to x64 inverter, to 3.4kQ. The wire length is from 50pm to 3.3mm, and the coupling position and the coupling length ire variously changed. The total number of noise evaluation is about 1,000.
A. 1 Peak Noise Estimation
We evaluate the peak noise voltage in the model circuit of Fig. 1 by circuit simuiation, the conventional method [8] and the proposed method. In the conventional method [8], the signal from the aggressive wire Vug,(,) is represented as a saturated lump function.
However the calculation method o f t , is not explained. In this experiment. the transition time t , is calculated as T, x 1.7. The coefficient of 1.7 is determined such that the sum of the absolute error between the simulation results and the results estimated by The proposed method uses an effective capacitance in Eq. (8) for deriving the aggressor signal Vug,. We examine the efficacy of this method. The model circuit used for this experiment is Fig. 2 . We evaluate the peak noise in the following circuits; the coupling length is 10% of the total length, and the length of the aggressive wire after coupling is 90%. This example is one of the most effective cases of C u 3 e f f , i.e. RU3 becomes relatively large compared with R,1 and R,z. Fig. 11 shows the estimation error of the peak noise by the proposed method using C u s e f f and the method using Ca3. We vary the length of the aggressive wire and the driver strength, and evaluated the peak noise voltage. When Cas is used, the peak noise is underestimated, because the time constant of Vagg. r,, is overestimated. On the other hand, the proposed method estimates the peak noise accurately. The maximum error is decreased from 24% to 10%. Fig. 12 shows the estimation error including the transformation of an actual two partially-coupled interconnects into Fig. 2. i.e. the replacement of CMOS gates with resistors and mapping distributed RC interconnects into the 2-7r noise model. The horizontal axis represents the results of circuit simulation with CMOS gates and detail-segmented RC network. The average estimation error is 117~. We analyze this estimation error in the following section.
.4.2 Examination of Error Sources
We examine the error sources of the proposed crosstalk noise model. We take up the following three steps that may cause estimation error.
Step 1 : Replacing a CMOS gate as a resistance and a voltage source. Step 2 : Transforming two partially-coupled interconnects
Step 3: Approximations used in deriving the analytic waveThe appropriateness of the above three steps is experimentally verified in peak noise estimation. The average errors caused by each step are evaluated from the following circuit simulation results; two partially-coupled interconnects driven by CMOS inverters. interconnects driven by resistances, and Fig 2. Table I1 shows the results. The average error of Step 1 is larger than the errors of Step 2 and 3, and Step 1 is a dominant error source in the proposed method.
into the model circuit of Fig 2 . form of Eq. (16). We further examine the error of Step 1. The pull-up resistance of a standard CMOS inverter is estimated such that the peak noise voltage evaluated by circuit simulation with CMOS inverter becomes equal with the noise evaluated with a resistance. Fully-coupled interconnects are assumed. Fig. 13 shows that the value of resistance varies as the total wire length changes. The vertical axis represents the resistance that keeps the error of Step 1 within f l % . The horizontal line labeled "Proposed Method" is the resistance estimated by the method of Sec. 11-C. Fig. 13 means that the optimal resistance value for noise estimation depends on interconnect structure. The resistance value calculated by the proposed method is around the middle of the variation range. As long as the driver resistance is calculated independent of the output interconnect structure, the proposed method is apposite. If more accurate noise estimation is required. the driver resistance needs to be determined considering the output interconnect structure.
A.3 Estimation of Crosstalk Induced Delay
Next. we examine the estimation accuracy of the delay variation caused by crosstalk noise. In this experiment, we derive the transition waveform without crosstalk noise , V,,,,, such that Vt,,,(t where the driver resistance is decided such that the peak noise can be estimated within 1 % error. tion results of the delay variation caused by crosstalk noise. The horizontal axis represents the value estimated by circuit simulation and the vertical axis is the value^ estimated by the proposed method. The delay variation caused by crosstalk noise is estimated with the error of 24% on average.
Delay Change Evaluated by Ciucuit Simulation [psec]

Generic RC Trees
In this section. we show the estimation results of crosstalk noise in generic RC' trees. First, We discuss RC trees contain branches. Next, the circuits with some aggressors are discussed.
B. 1 Multiple Sinks
We first evaluate the peak noise in the interconnect structure of Fig average estimation error is 2 1 %. On the other hand, this underestimation is improved in the proposed method. The average error is reduced to 13%. Replacing a branch with an effective capacitance improves the estimation accuracy. We next compare the peak noise evaluated by the proposed model and the circuit simulation result (Fig. 18) . The average estimation error is 14%, and the amount of error is comparable with the other errors discussed in Sec. N-A.2. We next evaluate the peak noise in the interconnect structure of Case 2 (Fig. 7) , i.e. the aggressor exists inside a branch. The circuit of Fig. 19 is used for the experiment. We vary the distance 2, and evaluate the peak noise by circuit simulation and the proposed method. Fig. 20 shows the estimation results. The proposed method indicates the same tendency of the saturation.
B.2 Multiple Aggressors
We estimate peak voltage of crosstalk noise caused by two aggressors. Using three partially-coupled interconnects driven by CMOS inverters, we demonstrate that a peak noise by two aggressors can be estimated superposing of every peak noise by each aggressor. We compare two peak noise values; the peak noise estimated by simulating the circuit with two aggressors exactly, and the peak noise derived from the superposition of each noise evaluated by circuit simulation. We vary wire length, coupling position and transient timing of two aggressors. The total number of estimation is about 3,500. The results are shown in Fig. 2 1. The estimation average error is 1.5%. We can see that the peak noise can be estimated by superposition though CMOS circuits are not ideal linear systems. Finally peak noise and crosstalk induced delay are estimated by the superposition using the proposed crosstalk noise model. The evaluated interconnect structures are the same with those in the above experiment. Fig. 22 shows the estimation results of the peak noise by two aggressors, and Fig. 23 demonstrates the estimation results of the delay change by two aggressors.
The horizontal axis represents the values estimated by circuit simulation using three partially-coupled interconnects driven by CMOS inverters, and the vertical axis is the values estimated by the proposed method. The average error of peak noise estimation is 18% , and that of delay change estimation is 18%. The proposed method can estimate crosstalk noise for any types of RC network.
V. CONCLUSION
This paper proposes an estimation method of crosstalk noise for both peak voltage and crosstalk induced delay. We develop a 7-ir noise model for accuracy improvement. The transformation method from any types of RC trees to 2-7r model is devised. We verified the accuracy of the proposed method in a 0.13pm technology. The average error of estimating the peak noise of two partially-coupled interconnects is 13%. We analyze the error sources of noise estimation, and conclude that further accuracy improvement is difficult as long as the driver resistance is decided independent of the output interconnect structure. We also by Two Aggressors.
verify that any types of RC trees can be transformed into the 2-7r noise model with the average error of 14%. The proposed method handles interconnect resistance well, which is suitable for DSM LSI design.
